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Abstract— A novel CMOS tunable transconductor is presented. 
The circuit operates in classAB hence featuring power efficiency. 
The internal feedback employed and the use of a linearized triode 
transistor for voltage-to-current conversion allows achieving high 
linearity. Rail-to-rail input range is obtained by using floating-
gate transistors. Measurement results for a test chip prototype in 
a 0.5µm standard CMOS process show an IM3 of -52.13dB at 
1MHz for a 2Vpp input and a power consumption of 2.2mW.  
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I. INTRODUCTION 
Transconductors are widely employed in several analog and 
mixed-signal applications, such as continuous-time filtering, 
variable-gain amplifiers, voltage-to-current conversion, etc.  
Technology scaling as well as current trends of modern 
wireless transceivers [1]-[2] demand solutions featuring power 
efficiency and maximum dynamic range, favoring rail-to-rail 
operation.  It is difficult to conciliate these requirements with 
the need for high linearity, which is critical in several 
applications today like channel selection filters in COFDM 
receivers. Achieving transconductors combining high power 
efficiency, tunability and high linearity is a difficult task. 
 Due to their open-loop operation transconductor usually 
feature limited linearity [3]. To solve this shortcoming several 
proposals to increase linearity of transconductors have been 
reported. Many of them are based on nonlinearity cancellation, 
so they require accurate matching of MOS transistors to 
achieve it, and they are very sensitive to second-order effects 
affecting these transistors. Due to process variations and 
geometric mismatch, linearity usually is worse than -50 dB 
following this approach. The preferred choice for highly linear 
transconductors is the use of passive resistors for voltage-to-
current conversion. Unfortunately passive resistors are not 
tunable so that continuous tuning is difficult to achieve. 
 Another drawback of most conventional transconductors is 
that they usually operate in class A, i.e., the maximum current 
they can provide is limited by the bias current. Hence to 
achieve large dynamic range large bias currents are required, 
increasing static power consumption.  
 In this paper we propose a novel transconductor that 
overcomes these drawbacks, which makes it a good candidate 
for applications like channel filtering in low-power wireless 
receivers. It combines high linearity, rail-to-rail input range, 
continuous transconductance tuning, and class AB operation. 
Linearity is achieved by using Quasi-Floating-Gate (QFG) 
techniques [4] to linearize a MOS transistor operating in the 
triode region, which performs voltage-to-current conversion. 
The voltage followers that translate the input voltage to the 
triode transistor employ negative local feedback, thus 
increasing accuracy and therefore further improving linearity. 
Rail-to-rail input range is obtained by the use of floating-gate 
techniques [5]. Class AB operation is also achieved using 
QFG techniques. The transconductor has been designed and 
implemented in a 0.5µm CMOS technology, and measurement 
results demonstrating the advantages mentioned are presented. 
The paper is organized as follows: Section II describes the 
principle of operation of floating-gate transistors, and Section 
III reviews QFG techniques. The transconductor designed is 
described in Section IV, and measurement results of a test chip 
prototype containing the transconductor are presented in 
Section V. Finally, some conclusions are drawn in Section VI. 
II. FLOATING-GATE MOS TRANSISTORS 
The proposed transconductor is based on the use of the two-
input Floating Gate MOS (FGMOS) transistor shown in Fig. 1 
to allow rail-to-rail input signals. The polysilicon floating gate 
is capacitively coupled to both inputs using a second 
polysilicon layer [5]. Since the total charge at the floating gate 
must be conserved, the floating-gate voltage will be [5]: 
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where CT =C1+C2+CGS+CGD+CGB, and Q0 represents the 
initial charge trapped in the floating gate during fabrication. 
This charge can lead to large dc offsets if it is not removed 
after fabrication (e.g., using UV lighting). This factor has 
precluded the wide industrial acceptance of FGMOS circuits 
for analog design in the past. The method proposed in [6] has 
been employed in this work to avoid this issue. A dummy 
stacked contact including all the metal layers has been created 
on the floating gate. Therefore, during deposition of each 
metal layer and before selective etching, all the nodes sharing 
this layer are connected to the floating gates, offering a low-
impedance path that discharges them. The final metal etching 
restores the floating condition to these gates. Therefore, gate 
charge is removed in fabrication, and Q0 becomes negligible.  
To achieve a rail-to-rail input swing in the transconductor, 
the PMOS input transistors are two-input FGMOS transistors 
[7]. This way the gate of the input transistors is capacitively 
coupled to the differential input voltage Vid by a capacitor C1 
and to VSS by another capacitor C2. Assuming that the intrinsic 
capacitance at the gate terminal is much smaller than C1+C2, 
the differential voltage at the input gates becomes: 
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yielding a gate voltage which corresponds to the input voltage 
attenuated by a factor k= C1/(C1+C2) and level-shifted by a dc 
voltage VSSC2/(C1+C2). By properly choosing C1 and C2 a rail-
to-rail input swing can be adjusted to the voltage headroom 
available at the gate of the input transistors. 
III. QUASI-FLOATING-GATE MOS TRANSISTORS 
An alternative to FGMOS transistors is weakly connecting 
the floating gate to a proper dc bias voltage using a large-
valued resistor Rlarge. The equivalent circuit of the resulting N-
input Quasi-Floating Gate (QFG) transistor is shown in Figure 
2b, and the resulting layout for a 2-input QFG device is shown 
in Figure 2a. The input terminals are capacitively coupled to 
the quasi-floating gate, just like in the FGMOS transistor, but 
in this case the dc gate voltage is set to Vbias without requiring 
another capacitor as in FGMOS transistors. This large resistor 
can be implemented in practice by the large (and nonlinear) 
leakage resistance of reverse-biased pn junctions of an NMOS 
transistor operating in cutoff region, as shown in Figure 2. 
This fact leads to significant savings in terms of area 
compared to the FGMOS device when the gate voltage 
requires a dc voltage near a supply rail. 
The ac voltage at the quasi-floating gate is given by 
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Note from (3) that inputs are high-pass filtered with a cutoff 
frequency 1/(2piRlargeCT), which can be made very low (< 
1Hz). Therefore, even for very low frequencies, (3) becomes a 
weighted averaging of the ac input voltages determined by 
capacitance ratios, plus some parasitic terms. Note also that 
the exact value of Rlarge or its temperature and voltage 
dependence are unimportant, if Rlarge remains large enough in 
order not to influence the circuit operation at the lowest 
frequency required. This allows the efficient implementation 
of Rlarge in Fig. 2. The exact value of CT is also unimportant. 
The QFG technique can be employed to perform a weighted 
voltage averaging at a node of the circuit and simultaneously 
to independently set the dc bias voltage at this node. Using this 
idea linearity of a MOS transistor in triode region can be 
improved. It is well known that the linearity of a MOS 
transistor in the triode region can be increased if the common-
mode of the drain and source voltages is applied to the gate 
voltage [8]. This can be easily done using QFG techniques, as 
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Fig. 1. Two-input FGMOS transistor 
(a) Layout     (b) Symbol     (c) Equivalent circuit 
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Fig. 2. N-input QFG MOS transistor  (a) Layout  (b) Equivalent circuit 
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Fig. 3. (a) Linearization of NMOS triode transistor by QFG technique 
(b) Basic class AB stage using floating battery    (c) Implementation of 
battery using QFG transistor  
 
shown in Fig. 3a. The dc gate voltage is accurately set to VBias, 
and can be modified to achieve different resistance values. 
Simultaneously, the ac gate voltage is set to the voltage 
(vD+vS)/2 by the capacitive divider, thus improving linearity. 
 The QFG technique can also be employed to achieve class 
AB operation [9]. Figure 3b shows a typical scheme of a class 
AB output stage. It is based on the use of a floating battery 
that allows node B to track voltage variations at node A with a 
dc level shift Vbat. Under quiescent conditions, the quiescent 
current is set by voltage at node A and the dc level shift Vbat. 
Under dynamic conditions, signal variations at node A are 
transferred to node B allowing to provide output currents not 
limited by the quiescent current. The dc level shift has been 
implemented in several ways in the technical literature, e.g. 
using diode-connected transistors or resistors biased by dc 
currents. The disadvantages of these approaches are that the 
implementation of the battery requires extra quiescent power 
consumption. Besides the quiescent current is often not 
accurately set, it is often dependent on process and 
temperature variations, and the parasitics added by this extra 
circuitry may limit speed. 
Figure 3c shows how QFG techniques can be employed to 
efficiently implement the floating battery of Fig. 3b. The 
quiescent current is accurately set to the bias current IB, 
regardless of supply voltage, thermal, and process variations 
as it is set by a current mirror. Under dynamic conditions, 
voltage at node A is transferred to node B after being high-
pass filtered with a cutoff frequency 1/(2πRlargeCbat). Due to 
the large resistance employed (in the order of GigaOhms) this 
cutoff frequency is typically below 1 Hz, so in practice only 
the dc component of voltage at node A is not transferred to 
node B. Note that the implementation of the dc level shifter in 
Fig. 3c does not require additional quiescent power 
consumption. The increase in silicon area is modest as Rlarge is 
made by a minimum-size MOS transistor and Cbat can be 
relatively small (with the minimum value imposed by the 
parasitic capacitance at node B). 
IV. IMPLEMENTATION OF THE TRANSCONDUCTOR 
Fig. 4 shows the circuit schematic of the class AB 
transconductor proposed. Input transistors M1 are two-input 
FGMOS transistors that allow rail-to-rail input signals 
according to (2). The input voltage thus scaled is translated to 
the triode resistor MR by a differential voltage follower formed 
by the source follower M1 and the negative feedback loop 
provided by M2-M2C which improves accuracy of the follower. 
Class AB operation in this differential source follower is 
achieved by the floating capacitor Cbat and the minimum-size 
transistor MRlarge implementing Rlarge, according to Fig. 3c. 
The input voltage translated to the terminals of transistor 
MR, is converted into current IR by this transistor, according to 
the scheme of Fig. 3a. The dc voltage VBias is applied to the 
gate of MR via a minimum-size transistor as large resistive 
element, and thus sets the transconductance value. This current 
is translated to a high-impedance output by replicating the 
output branch of the voltage followers employed, as shown in 
Fig. 4. Conventional common-mode feedback (not shown for 
brevity) can be employed. 
V. MEASUREMENT RESULTS 
The proposed tunable transconductor was fabricated in a 
0.5µm CMOS n-well process with nominal nMOS and pMOS 
threshold voltages of 0.67 V and –0.96 V, respectively. Figure 
5 shows a microphotograph of the circuit. The silicon area 
employed is 0.07 mm2. Capacitor Cbat was implemented with 
two polysilicon layers and has a nominal value of 1 pF. 
Transistor dimensions W/L (in µm/µm) were 100/1 (M1, M5C, 
M5CM), 60/1 (M2, M2M), 60/0.6 (M2C, M2CM), 100/0.6 (M3, M4, 
M4M, M6), 200/0.6 (M3C, M4C, M4CM, M6C), 100/3 (M5, M5M). 
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Fig. 4. Detailed schematic of the proposed class AB transconductor 
Aspect ratio of transistor MR is 3/1, and poly-poly input 
capacitors were C1= 1 pF and C2= 2 pF. To allow for a wide 
tuning range of the triode transistor in the technology 
employed, which features large threshold voltages, a single 
supply voltage of 5V was employed. 
Figure 6 shows the measured dc transfer characteristics for 
different values of the tuning voltage VBias, which were 
measured using a very low frequency periodic input ramp. 
Note the good linearity obtained for rail-to-rail input voltages. 
The measured output spectrum for two input tones of 950 kHz 
and 1050 kHz and 0.5Vpp is shown in Fig. 7, showing an IM3 
of -74.66 dB. When the input amplitude increases to 2Vpp, 
IM3 is -52.13 dB. Table I summarizes the main performance 
parameters of the transconductor. 
VI. CONCLUSION 
A novel class AB tunable transconductor has been 
presented and verified experimentally. The circuit features 
good dynamic performance with low distortion and at the 
same time low quiescent power consumption. The circuit can 
be applied to Gm-C channel filters in wireless receivers 
requiring very low power consumption. 
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Fig. 7.  Measured output amplitude spectrum for two input tones at 950 kHz 
and 1050 kHz. 
TABLE I 
MAIN MEASURED PERFORMANCE PARAMETERS 
Parameter Value 
Technology 0.5µm CMOS 
Supply Voltage 5V 
IM3 @1MHz, 2Vpp -52.13dB 
Quiescent power consumption 2.2 mW 
Silicon area 0.07 mm2 
 
 
 
 
Fig. 5.  Micrograph of the class AB transconductor 
 
 
Fig. 6.  Measured dc response for different values of voltage VBias. 
